

DDR3 SDRAM(2Git)  
[Micron]  
MT41J128M16LA

ADR, CLK, CMD, BA

DQ[15:0], DQS, DM

SPI Flash  
[ST]  
M25P64

OSC 50MHz  
50ppm

OSC 27MHz  
50ppm

PAGE	Content
01	Block Diagram
02	Power, Connector
03	FPGA Bank3, DDR3
04	FPGA Bank0, Bank1, Bank2
05	FLASH, Clock, Key, LED
06	FPGA Power

Expansion IO  
1.0mm Connector  
100Pin

Expansion IO  
1.0mm Connector  
100Pin


FPGA  
[Xilinx]  
Spartan-6  
XC6SLX45-  
2FGG484C/I






JTAG

Power Led



Config Led

User Led  
\*4










R6	R7	VCCIO Voltage
750K	240K	3.3V
510K	240K	2.5V



Title		
Size	Document Number	Rev
Date:	Sheet	





**ALINX Confidential**



**ALINX Confidential**

Title		
Size	Document Number	Rev
Date:	Sheet	





### 电源指示灯

